

#### **FEATURES**

- Provides 1x CPU, 2x CPU and 14.318MHz outputs
- Small 14 pin SOIC/DIP package
- Supports 3.3V and 5.0V operation
- · Smooth, glitch-free frequency transistion
- TTL or CMOS input level compatible
- Integral loop filter components
- · Advanced PLL design with low phase jitter
- High performance, low power CMOS


## **FUNCTIONAL DESCRIPTION**

The **W**42C25 is a solution for generating three simultaneous clocks while using minimum board space. One clock (REFCLK) is a fixed output frequency which is the same as the input reference crystal (or clock). The other clocks (CPUCLK and 2:CPUCLK) can vary between 2 and 120MHz with up to 8 selectable programmed frequencies stored in internal ROM.

Included in the **W**42C25's advanced features are three-state outputs and on-chip loop filters. Jitter free operation is provided with only two decoupling capacitors. Smooth and glitch-free transitions are offered when switching from one frequency to another. This feature can be utilized in power management systems such as notebooks and palmtop computers where it is frequently necessary to slow down the clock to preserve power. This device is designed to be compatible with the Intel cycle to cycle timing specifications for the 80486 processors.

Custom masked versions, with customized frequencies are available upon request.

## FUNCTIONAL BLOCK DIAGRAM: W42C25




IC WORKS W42C25

## PIN DESCRIPTIONS: w42C25

|          | Input/ |  |
|----------|--------|--|
| Pin Name | Output | Function   |
| 2XCPUCLK | 0      | Clock Output (refer to Frequency Selection Table)  |
| AGND     | -      | Analog ground connection   |
| AVCC     | -      | Analog power supply connection   |
| CPUCLK   | 0      | Clock Output (refer to Frequency Selection Table)  |
| FS0      | I      | Frequency Selection input, LSB (Note 1)  |
| FS1      | I      | Frequency Selection input (Note 1)   |
| FS2      | I      | Frequency Selection input, MSB (Note 1)  |
| GND      | _      | Ground connection  |
| OE       | I      | Output Enable, puts all outputs in high impedance state when low (Note 1)                  |
| REFCLK   | 0      | Reference Clock output, outputs crystal or input clock frequency                           |
| SLOWCPU  | I      | Slow CPU input. Slows 2XCPUCLK output to 16MHz and CPUCLK output to 8MHz when low (Note 1) |
| PD       | I      | Power Down input, puts <b>W</b> 42C08 in power down mode when low (Note1)                  |
| VCC      | -      | Power supply connection  |
| X1/ICLK  | I      | Crystal connection or external clock frequency input                                       |
| X2       | 0      | Crystal connection, leave unconnected when using external clock                            |

**Note 1:** All inputs, except for X1/ICLK, have an internal pull-up resistor. Unconnected inputs will assume a logic high condition.

## PIN CONFIGURATIONS: W42C25



FREQUENCY SELECTION FOR w42C25-02, -07 (using 14.318MHz input)

|               | 2XCPUCLK     | CPUCLK      | REFCLK |
|---------------|--------------|-------------|--------|
| FS2, FS1, FS0 | (MHz)        | (MHz)       | (MHz)  |
| 000           | 25           | 12.5        | 14.318 |
| 001           | 33.3         | 16.6        | 14.318 |
| 010           | 40           | 20          | 14.318 |
| 011           | 50           | 25          | 14.318 |
| 100           | 60           | 30          | 14.318 |
| 101           | 66.6         | 33.3        | 14.318 |
| 110           | 80           | 40          | 14.318 |
| 111           | 100 (Note 2) | 50 (Note 2) | 14.318 |

Note 2: Not guaranteed when Vcc < 4.5V.

# ABSOLUTE MAXIMUM RATINGS (Note 1)

| Parameter                                 | Symbol           | Rating      | Unit |
|---|------------------|-------------|------|
| Voltage on Any Pin with Respect to Ground | VCC,VIN          | -0.5 to 7.0 | V    |
| Storage Temperature                       | T <sub>STG</sub> | -65 to +150 | °C   |
| Ambient Temperature Under Bias            | $T_{\mathrm{B}}$ | -55 to +125 | °C   |
| Operating Temperature                     | $T_A$            | 0 to +70    | °C   |

**Note 1:** Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

# ELECTRICAL CHARACTERISTICS AT 5.0V DC ELECTRICAL CHARACTERISTICS (0°C $\leq$ TA $\leq$ 70°C, V<sub>CC</sub> = 5 V $\pm$ 10 %)

| Parameter              | Symbol           | Test Conditions                   | Min | Typ  | Max  | Unit |
|------------------------|------------------|-----------------------------------|-----|------|------|------|
| Supply Current         | ICC              | Note 2                            |     | 10   | 2.0  | mA   |
| Input Low Voltage      | $v_{ m IL}$      | $V_{CC} = 5V$                     |     |      | 0.8  | V    |
| Input High Voltage     | $v_{ m IH}$      | $V_{CC} = 5V$                     | 2.0 |      |      | V    |
| Output Low Voltage     | VOL              | $I_{OL} = 8 \text{ mA}$           |     |      | 0.4  | V    |
| Output High Voltage    | $v_{OH}$         | $I_{OH} = -4 \text{ mA}$          | 2.4 |      |      | v    |
| Output Freq. Change    | $F_{\mathbf{D}}$ | Over supply and temperature       |     | .002 | .01  | %    |
| Input Capacitance      | $C^{\mathrm{I}}$ | Except X1, X2                     |     |      | 10   | рF   |
| Load Capacitance       | СL               | Pins X1, X2                       |     | 20   |      | pF   |
| Input Low Current      | $I_{ m IL}$      | VIN = 0V (incls pull-up resistor) |     |      | -100 | μA   |
| Input High Current     | $^{ m I}$ IH     | $V_{IN} = V_{CC}$                 |     |      | 10   | μA   |
| Standby Supply Current | ISTDBY           | VCC = 5.0V  PD = 0V               |     | 25   |      | μΑ   |
| Input Pull-Up Resistor | Rp               | VIN = 0V                          |     | 250  |      | kΩ   |

**Note 2: W**42C25-02 with no load, with 14.318 MHz crystal input, and CPUCLK running at 40 MHz. Power supply current varies with frequency.

# AC CHARACTERISTICS (0°C $\leq$ T<sub>A</sub> $\leq$ 70°C, V<sub>CC</sub> = 5V $\pm$ 10 %)

| Parameter  | Symbol            | Min | Тур    | Max  | Unit |
|--|-------------------|-----|--------|------|------|
| Enable Pulse Width                               | TW                | 20  |        |      | ns   |
| Setup Time Data to Enable                        | TSU               | 20  |        |      | ns   |
| Output Frequency                                 | FO                | 2   |        | 120  | MHz  |
| Input Frequency                                  | FI                | 2   | 14.318 | 32   | MHz  |
| Hold Time Data to Enable                         | THD               | 10  |        |      | ns   |
| Input Clock Rise Time                            | ICLK <sub>r</sub> |     |        | 20   | ns   |
| Input Clock Fall Time                            | ICLKf             |     |        | 20   | ns   |
| Output Rise Time, 0.8 to 2.0V, 25pF Load         | $T_{R}$           |     | 1      | 2    | ns   |
| Rise Time, 20 to 80% V <sub>CC</sub> , 25pF Load | $T_{R}$           |     | 2      | 4    | ns   |
| Output Fall Time, 2.0 to 0.8V, 25pF Load         | $T_{F}$           |     | 1      | 2    | ns   |
| Fall Time, 80 to 20% V <sub>CC</sub> , 25pF Load | $T_{\mathbf{F}}$  |     | , 2    | 4    | ns   |
| Duty Cycle, 15pF Load                            | $D_{T}$           | 40  | 50/50  | 60   | %    |
| Jitter, 1 Sigma, All Frequencies                 | $T_{J1S}$         |     | ±0.5   | ±2   | %    |
| Jitter, Absolute, All Frequencies                | TJABS             |     | ±3     | ±5   | %    |
| Fequency Transition Time, 50 to 4MHz             | $T_{FT}$          |     |        | 20   | ms   |
| Powerup Time, Off to 100MHz                      | T <sub>PU</sub>   |     | 15     | 30   | ms   |
| Clock Skew; CPUCLK vs 2XCPUCLK                   | T <sub>SK</sub>   |     | ±0.5   | ±1.0 | ns   |

# **ELECTRICAL CHARACTERISTICS AT 3.3V**

DC ELECTRICAL CHARACTERISTICS (0 C  $\leq$  T<sub>A</sub>  $\leq$  70°C, V<sub>CC</sub> = 3.3V  $\pm$  10 %) (Note 2)


| Parameter              | Symbol          | Test Conditions                    | Min    | Typ  | Max     | Unit |
|------------------------|-----------------|------------------------------------|--------|------|---------|------|
| Supply Current         | I <sub>CC</sub> | Note 2                             |        | 8    | 16      | mA   |
| Input Low Voltage      | $v_{IL}$        | $V_{CC} = 3.3V$                    |        |      | 0.15Vcc | V    |
| Input High Voltage     | $v_{IH}$        | $V_{CC} = 3.3V$                    | 0.7Vcc |      |         | V    |
| Output Low Voltage     | VOL             | $I_{OL} = 8 \text{ mA}$            |        |      | 0.4     | V    |
| Output High Voltage    | VOH             | $I_{OH} = -4 \text{ mA}$           | 2.4    |      |         | V    |
| Output Freq. Change    | $F_{D}$         | Over supply and temperature        |        | .002 | .01     | %    |
| Input Capacitance      | CI              | Except X1, X2                      |        |      | 10      | рF   |
| Load Capacitance       | $C_L$           | Pins X1, X2                        |        | 20   |         | рF   |
| Input Low Current      | IIL             | $V_{IN} = 0V$ (incl. pull-up res.) |        |      | -100    | μΑ   |
| Input High current     | IIH             | $V_{IN} = V_{CC}$                  |        |      | 10      | μΑ   |
| Standby Supply Current | ISTDBY          | $V_{CC} = 3.3V$ $PD = 0V$          |        | 25   |         | μΑ   |
| Input Pull-Up Resistor | $R_{ m P}$      | $V_{IN} = 0V$                      |        | 250  |         | kΩ   |

**Note 2: w**42C08-03 with no load, with 14.318 MHz crystal input, and CLK1 running at 40 MHz. Power supply current varies with frequency and output load capacitance.

# **AC CHARACTERISTICS** (0°C $\leq$ T<sub>A</sub> $\leq$ 70°C, $\forall$ CC = 3.3V $\pm$ 10 %)

| Parameter  | Symbol            | Min        | Typ    | Max  | Unit |
|--|-------------------|------------|--------|------|------|
| Enable Pulse Width                               | Tw                | 20         |        |      | ns   |
| Setup Time Data to Enable                        | Tsu               | 20         | :      |      | ns   |
| Output Frequency (CPUCLK & 2XCPUCLK)             | FO                | 2          |        | 80   | MHz  |
| Input Frequency                                  | FI                | 2          | 14.318 | 32   | MHz  |
| Hold Time Data to Enable                         | THD               | 10         |        |      | ns   |
| Input Clock Rise Time                            | ICLK <sub>R</sub> |            |        | 20   | ns   |
| Input Clock Fall Time                            | ICLKF             |            |        | 20   | ns   |
| Rise Time, 20 to 80% VCC, 15pF load              | $T_{\mathbf{R}}$  |            | 2      | 4    | ns   |
| Fall Time, 80 to 20% V <sub>CC</sub> , 15pF Load | $T_{F}$           |            | 2      | 4    | ns   |
| Duty Cycle, 15pF Load                            | $D_{T}$           | <b>4</b> 0 | 50/50  | 60   | %    |
| Jitter, 1 Sigma, All Frequencies                 | T <sub>I1S</sub>  |            | ±0.5   | ±2   | %    |
| Jitter, Absolute, All Frequencies                | T <sub>JABS</sub> |            | ±3     | ±5   | %    |
| Frequency Transition Time, 50 to 4MHz            | T <sub>FT</sub>   |            |        | 20   | ms   |
| Powerup Time, Off to 100MHz                      | T <sub>PU</sub>   |            | 15     | 30   | ms   |
| Clock Skew; CPUCLK vs 2XCPUCLK                   | TSK               |            | ±0.5   | ±1.0 | ns   |

## RECOMMENDED CIRCUIT CONFIGURATION



## RECOMMENDED BOARD LAYOUT: w42C25

For optimum performance in system applications, the above power supply decoupling scheme should be used. Both GND pins are connected directly to the power plane.


VCC decoupling is important to reduce phase jitter and EMI radiation. The  $0.1\mu F$  decoupling capacitor should be placed as close to its VCC pins as possible, otherwise the increased trace inductance will negate its decoupling capability. The  $10\mu F$  decoupling capacitor shown is optional but will improve power supply rejection. It should be a tantalum type. For further EMI protection, the VCC connection can be made via a ferrite bead, as shown above.

An isolated ground plane should *not* be used, even though this is a common recommendation. An isolated ground plane works well when the clock source and load share the same isolated ground area, however, this is not the case with a CPU motherboard. Ground plane isolation will only cause increased EMI, ground bounce, and in many cases increased output clock jitter.


When using the **W**42C25, unused input select pins may be tied to either ground or VCC, or may be left unconnected; since internal pull-up resistors are incorporated on all logic input pins, an unconnected input will assume a logic 1 condition. Output clocks should use a series tremination resistor (about 33 ohms) placed as close to the clock outputs as possible; this will also help to decrease jitter and EMI.

## PACKAGING INFORMATION


# Plastic SOIC (14 pin, 150mil)



# Plastic DIP (14 pin, 300mil)



## ORDERING INFORMATION



## VALID PART NUMBERS

**ш**42C25-02G

ш42C25-07G

**W**42C25-02P

**ш**42C25-07P



IC WORKS, Inc. 3725 N. First Street San Jose, CA 95134-1700 Tel: (408) 922-0202

Fax: (408) 922-0833

IC WORKS, Inc. reserves the right to amend or discontinue this product without notice. Circuit and timing diagrams used to describe IC WORKS product operations and applications are included as a means of illustrating a typical product application. Complete information for design purposes is not necessarily given. This information has been carefully checked and is believed to be entirely reliable. IC WORKS, however, will not assume any responsibility for inaccuracies.

## LIFE SUPPORT APPLICATIONS:

IC WORKS products are not designed for use in life support applications, devices, or systems where malfunctions of the IC WORKS product can reasonably be expected to result in personal injury. IC WORKS customers using or selling IC WORKS products for use in such applications do so at their own risk and agree to fully indemnify IC WORKS for any damages resulting in such improper use or sale.

Document No. 42C25/00/0494